library IEEE;
use IEEE.std_logic_1164.all;

entity not_gate is
  port(
    A_i : in  std_logic;
    B_o : out std_logic
  );
end not_gate;

architecture behavioral of not_gate is
begin

  B_o <= not A_i;

end behavioral;
